

PENDING CLAIMS:

Claims 1–76 (Canceled).

1 77. (Previously Presented) An integrated circuit structure, comprising:
2 a substrate;
3 a field oxide over the substrate, the field oxide having an opening therethrough to a surface
4 of the substrate;
5 a gate electrode over the surface of the substrate and within the opening, the gate electrode
6 having insulating material on a bottom and on two sides of the gate electrode, wherein the insulating
7 material on the bottom of the gate electrode contacts the substrate; and
8 source and drain regions within the substrate and adjacent the insulating material on sides
9 of the gate electrode, each source and drain region including
10 a first portion in the substrate, and
11 a second portion on the substrate over the first portion and adjacent to the insulating
12 material on the sides of the gate electrode,
13 wherein the first and second portions together function as a source or drain for a device including
14 the gate electrode.

1 78. (Previously Presented) The integrated circuit structure of claim 77, wherein the opening
2 through the substrate has substantially vertical sidewalls.

1 79. (Previously Presented) The integrated circuit structure of claim 78, wherein each source and
2 drain region is formed between a sidewall of the opening and the insulating material on the sides of
3 the gate electrode.

1 80. (Previously Presented) The integrated circuit structure of claim 79, wherein a space between
2 a sidewall of the opening and the insulating material on the sides of the gate electrode is filled with
3 material forming the second portion of one of the source and drain regions.

1 81. (Previously Presented) The integrated circuit structure of claim 77, further comprising:
2 LDD regions for the source and drain regions formed within the first portion of each source
3 and drain region.

1 82. (Previously Presented) The integrated circuit structure of claim 81, wherein the LDD regions
2 are formed in the substrate beneath the insulating material on the sides of the gate electrode.

1 83. (Previously Presented) The integrated circuit structure of claim 77, wherein the gate
2 electrode, the insulating material on the sides of the gate electrode, and the second portions of the
3 source and drain regions fill a space between sidewall spacers on sidewalls of the opening.

1 84. (Previously Presented) The integrated circuit structure of claim 77, an upper surface of the
2 gate electrode is further from a surface of the substrate than an upper surface of the field oxide.

1 85. (Previously Presented) The integrated circuit structure of claim 77, wherein the first and
2 second portions of the source and drain regions are both formed of a semiconductor material doped
3 to include lightly doped regions within at least the first portions and heavily doped regions within
4 at least the second portions.

1 86. (Previously Presented) The integrated circuit structure of claim 77, wherein the second
2 portions of the source and drain regions each form contact regions for source/drain contacts.

1 87. (Previously Presented) The integrated circuit structure of claim 82, wherein the LDD regions
2 are the first portions of the source and drain regions.

1 88. (Previously Presented) The integrated circuit structure of claim 77, wherein the second
2 portions of the source and drain regions have a dopant concentration suitable for heavily doped
3 source/drain regions.

1 89. (Previously Presented) The integrated circuit structure of claim 88, wherein the dopant
2 concentration within the second portions of the source and drain regions is formed by implanting
3 dopants at a dosage of approximately 6×10^{15} at 40 KeV.

1 90. (Previously Presented) The integrated circuit structure of claim 88, wherein the LDD regions
2 are the first portions of the source and drain regions.

1 91. (Previously Presented) The integrated circuit structure of claim 88, wherein the first portions
2 of the source and drain regions include the LDD regions and portions of heavily doped source and
3 drain regions.

1 92. (Previously Presented) The integrated circuit structure of claim 77, further comprising:
2 a refractory metal silicide on the second portions of the source and drain regions include the
3 LDD regions and portions of heavily doped source and drain regions.

1 93. (Previously Presented) An integrated circuit structure, comprising:
2 a field oxide over a substrate, the field oxide having an opening therethrough to a surface of
3 the substrate;
4 a gate structure on the surface of the substrate within the opening, the gate structure having
5 insulating material on a bottom and sides of a gate electrode forming a gate oxide between the gate
6 electrode and a source region and between the gate electrode and a drain region;
7 doped regions within portions of the substrate within the opening which are adjacent to and
8 extend beneath the gate structure, wherein the doped regions within the substrate are at least lightly
9 doped; and
10 doped semiconductor material on the substrate within the opening adjacent to the gate
11 structure and over each of the doped regions within the substrate, the doped semiconductor material
12 doped to a concentration suitable for heavily doped source and drain regions,
13 wherein each of the doped regions within the substrate and the overlying doped
14 semiconductor material form, and together function as, either the source region or the drain region
15 for a transistor including the gate structure.

1 94. (Previously Presented) The integrated circuit structure of claim 93, wherein the doped
2 semiconductor material on the substrate has a dopant concentration formed by implanting dopants
3 at a dosage of approximately 6×10^{15} at 40 KeV.

1 95. (Previously Presented) The integrated circuit structure of claim 93, wherein an upper surface
2 of the doped semiconductor material is coated with a refractory metal silicide to form a contact
3 region to the source and drain.

1 96. (Previously Presented) A transistor, comprising:
2 a gate electrode on an insulating layer over a substrate surface;
3 insulating sidewall layers on the gate electrode; and
4 doped source and drain regions within portions of the substrate adjacent to and extending
5 beneath the insulating sidewall layers and within semiconductor material on the substrate adjacent
6 to the insulating sidewall layers,
7 wherein the portions of the source and drain regions within the substrate are at least lightly
8 doped and the portions of the source and drain regions within the semiconductor material on the
9 substrate are doped to a concentration suitable for heavily doped source and drain regions,
10 wherein the portion of the source region within the substrate and the portion of the source
11 region within the semiconductor material on the substrate together function as a source for the
12 transistor, and
13 wherein the portion of the drain region within the substrate and the portion of the drain region
14 within the semiconductor material on the substrate together function as a drain for the transistor.